- RISC-V refers to an open source instruction set architecture developed at UC Berkeley. This ISA is gaining popularity and many teams around the world are designing processors and SOCs based on the RISC-V ISA. In this project we have implemented a complete verification framework for a RISC-V based SOC. This framework is designed in UVM and incorporates several VIPs for the peripherals. We have developed several tests to exercise the entire SOC. Each test contains two parts a "C"-based poriion, which provides the instructions for the CP,U and the UVM portion which manages the external stimuli
- For more information refer to our publication
Verification of the PULPino SOC platform using UVM
RISC-V Woirkshop (2018) Chennai India,